Text
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS
Volume 61 Number 12 :
A 15 µ W5.5 kS/s Resistive Sensor Readout Circuit with 7.6 ENOB
Evaluation of sub-0.2 V high-speed low-power circuits using hetero-channel MOSFET and...
Time-mode analog-to-digital conversion using standard cells
A high-efficiency 24 GHz rectenna development towards millimeter-wave energy harvesting and...
A low power logic-compatible multi-bit memory bit cell architecture with differential pair and...
Reference-Scheme study and novel reference scheme for deep submicrometer STT-RAM
Statistical analysis of read static noise margin for near/sub-threshold SRAM cell
Multimode memory-based FFT processor for wireless display FD-OCT medical systems
Efficient ECSM characterization considering voltage, temperature, and mechanical stress variability
A 40nm 512 kb cross-point 8 T pipeline SRAM with binary word-line boosting control, ripple bit-line and...
High speed speculative multipiers based on speculative carry-save tree
Design of reserve converters for the new RNS moduli set...
An FPGA implementation of the resolve time-based true random number generator with quality control
No other version available